In this paper, we investigated the performance of a dopingless (DL) double gate fieldeffect transistor (DL-DGFET) for ultra-low power (ULP) analog/RF applications. It is observed that the source/drain metal electrode workfunction engineering in DL-DGFET yields improved analog/RF performance as compared to underlap inversion mode (IM) and junctionless (JL) DGFETs. The DL-DGFET exhibits superior electrostatic control, low threshold voltage variability, simpler fabrication process, and comparable ON state current as compared to IM-and JL-DGFETs. In addition, the DL-DGFET alleviates the inherent contradictory trade-off between gain and bandwidth by exhibiting the simultaneous improvement in intrinsic voltage gain (A vo ) and unity gain cutoff frequency (f T ). The well calibrated TCAD simulation results of the DL-DGFET show a minimum noise figure (NF min ) 1.27 times and 2.29 times less than the IM and JL-DGFET. At gate overdrive voltage of 0.1 V, the DL-DGFET achieves 5.08 times f T and 5.86 times maximum oscillation frequency (f MAX ) along with 3.59 times A vo in comparison to JL-DGFET. From simulation results, it is evident that the dopingless FET is a promising candidate for ultra-low power applications of analog and radio frequency (RF) domains.
I. INTRODUCTION
The continuous downscaling of complementary metal-oxidesemiconductor (CMOS) field-effect transistors (FETs) has enabled tremendous improvement in the performance of digital systems. However, improved radio frequency (RF) figureof-merit (FoM) has made CMOS technology attractive for system-on-chip (SoC) products too, where both analog/RF and digital circuits can be realized on the same integrated circuit. For low power applications, it is preferred to operate metal-oxide semiconductor FETs (MOSFETs) at power supply less than three times the threshold voltage [1] - [3] . Further, the major advantages of operating a DL-DGFET in The associate editor coordinating the review of this manuscript and approving it for publication was Kalyan Koley . low voltage regime are higher early voltage (V EA ) and higher transconductance generation factor (g m /I d ).
The major challenges in nanoscale devices are short channel effects (SCEs) and stringent process requirements for formation of abrupt p-n junctions, which, limits their applicability for analog/RF applications [4] - [7] . The non-classical CMOS device structures, such as, underlap IM-DGFETs features high immunity to SCEs due to larger effective channel length (L eff ) [8] . The underlap optimization of IM-DGFET also shows good analog/RF performance but it requires a dual-spacer process and precise control of spacer width that makes fabrication process complex [9] - [11] . The junctionless FET (JL-FET) eliminates requirements of ultra sharp p-n junctions and its simple structure makes fabrication process easier [12] - [17] . However, highly doped JL-FETs suffer from increased sensitivity to device and technological parameters variations due to random dopant fluctuations (RDFs) [18] , [19] .
The source/drain metal electrode workfunction engineering based dopingless (DL) double-gate FET (DL-DGFET) significantly overcomes the variability issues encountered in JL-FETs [20] - [24] . Furthermore, DL-DGFET offers advantages of both underlap MOSFET (improved analog/ RF metrics) and JL-FET (low thermal budget and simpler fabrication process). We, therefore, report a systematic investigation of the analog/RF performance of DL-DGFET for ultra low power applications in comparison with underlap IM-and JL-DGFETs of equivalent geometry. The DL-DGFET shows 3.59 times improvement in intrinsic gain (A vo ) as well as 5.08 times improvement in cutoff frequency (f T ) over JL-DGFET. The noise conductance (g n ) is a quantity on which the noise figure directly depends [25] , the DL-DGFET shows a g n of 0.02 mS whereas the JL-DGFET offers a g n of 0.07 mS at a frequency of 50 GHz which is significantly higher. Improvement in f T and lower g n is achieved because of higher transconductance (g m ). The enhanced FoMs of DL-DGFET are observed without making device structure complex along with better immunity towards variability as compared to counterpart devices reported previously [5] , [9] , [10] . Fig. 1 shows the cross sectional view of (a) underlap IM-, (b) JL-and (c) DL-DGFETs. The underlap IM-DGFET consist of intrinsic channel doping of 10 15 atoms/cm 3 with gate length (L g ) of 20 nm, oxide thickness (T ox ) of 1.7 nm, silicon fin thickness (T si ) of 10 nm, source/drain length (L sd ) of 30 nm and underlap length (L un ) of 15 nm. The source/drain implantation controlled lateral doping profile was conceived as a Gaussian distribution, and given by N sd (x) = N peak exp(−x 2 /σ 2 ), where N sd is the source/drain doping concentration towards channel, x represents position along the channel (i.e. lateral diffusion from source/drain into the channel), and N peak is the peak doping concentration at source/drain edge [1] . Here, σ is the lateral straggle of about 3 nm and N peak is 10 20 atoms/cm 3 at source/drain region. In previous study for 20 nm gate length of IM-DGFET, maximum analog/RF performance metrics were obtained for underlap design with s/σ = 2.4 (s = 15 nm) and it has better performance than highly doped JL device [26] .
II. DEVICE STRUCTURES AND SIMULATION METHODOLOGY
The simulation parameters for JL-DGFET are same as above except silicon film with uniform carrier concentration of 10 19 atoms/cm 3 . In DL-DGFET, to get carrier concentration of the order of 10 19 atoms/cm 3 under source/drain region, hafnium metal (workfunction = 3.9 eV) is employed for source/drain contact electrodes [20] - [22] , [24] , [27] . The DL-DGFET has lateral as well as top contact over SiO 2 in source/drain region to induce constant electron plasma [20] , [21] , as shown in Fig. 1(c) . The details of other device parameters are summarized in Table 1 . The metalsemiconductor contacts are assumed to be ohmic contact for all devices. All devices are simulated with same external resistances to meet ITRS requirement for 45 nm technology node (with effective channel length 18 nm) [28] . For fair comparison of these devices, the threshold voltages (V T ) of these devices were optimized for common gate over drive voltage range. The V T is estimated through double derivative method [29] , and finally optimized V T for IM-DGFET, DL-DGFET, and JL-DGFET, are 0.4 V, 0.4 V, and 0.35 V, respectively.
Device simulations were carried out using Silvaco ATLAS device simulator with default parameters of Silicon [30] . The simulation involves Lombardi mobility model along with Shockley-Read-Hall (SRH), Auger recombination models for minority carrier recombination. To determine density and active carrier lifetime, we have used incomplete ionization model. For calculation of noise parameters, we incorporated Hooges model for flicker noise calculation. Fig. 1(d) shows the calibration of our simulation results (for traditional abrupt source/drain junction IM-DGFET) with experimental data for 20 nm DGFETs [31] . We observed the transfer characteristics of all the three devices with gate overdrive voltage (V OD = V GS -V T ) ranging from −0.1 V and 0.1 V at drain voltage V DS = 500 mV, as shown Fig. 2 . The range of gate voltage (V GS ) taken for DL-DGFET and IM-DGFET is from 0.3 to 0.5 V and that for JL-DGFET is from 0.25 to 0.45 V. All three devices exhibit exponential rise in I DS for a wide range of V OD that signifies ultra low power applications of these devices.
A nanoscale MOSFET designed for ultra-low power analog/RF applications must have (a) better gate controllability on channel charges, and (b) minimum gate-to-drain feedback (Miller) capacitance. These qualities are generally expressed by a ratio of gate-to-source (C gs ) and gate-to-drain (C gd ) capacitance, a higher value of C gs /C gd means good control of the gate over the channel, which results in reduction in the Miller capacitance [32] . For a better gate controllability, ratio of C gs /C gd is observed as a function of V OD for different DGFETs, as shown in Fig. 3 . Simulation results indicate 1.17 times improvement in C gs /C gd of JL-DGFET over DL-DGFET at V OD = 0.1 V. This improvement has resulted from longer effective channel length (L eff ) of JL-DGFET due to lateral extension of depletion width beyond the gate edges, as well as in JL-DGFET the concentration of electrons at the surface (n s ) is lower than that at the centre (n c ), as shown in Fig. 4 [26] . The electron concentration along the channel direction is calculated at V OD = 0.1 V and V DS = 0.5 V. The JL-DGFET shows higher electron concentration at the centre that signify bulk conduction in the device.
III. FOMS FOR ANALOG APPLICATIONS
Figure of Merits (FoMs) for analog performance of a DGFET can be described by: transconductance (g m = ∂I ds /∂V gs ), transconductance generation factor (g m /I ds ), intrinsic gain (A vo = g m /g ds ), and early voltage (V EA = I ds /g ds ) [33] . Since, g m influences the intrinsic voltage gain of a device, hence, considered as a key parameter for analog applications in the current study. The DL-DGFET exhibits 6.06 times (or 975.91 µS/µm) higher g m than JL-DGFET (161.95 µS/µm) at V OD of 0.1 V, as shown in Fig. 5(a) .
In JL-DGFET current flow in the bulk and it's small where as in DL-DGFET the conduction is spread out in silicon film i.e. volume accumulation this can be seen from Fig. 4 , therefore, the JL-DGFET has smaller g m . Also the incomplete ionization effect in JL-DGFET will reduce the mobility thereby reducing the current flow and g m [21] . The lower transconductance generation factor (g m /I ds ) implies decreased input drivability, hence, higher power dissipation in capacitive load circuits [8] . In Fig. 5(b) , the DL-DGFET exhibits maximum g m /I ds followed by IM-and JL-DGFETs for ultra-low voltage region. The g m /I ds for DL-, IM-, and JL-DGFETs are 29.80V −1 , 29.03V −1 , and 19.29V −1 , respectively, for V OD of 0.0 V, and the same is summarized in Table 2 . Hence, reduced power consumption in ultra low voltage regime makes DL-DGFET suitable for ultra-low power applications.
For analog circuit design, intrinsic voltage gain (A vo ) is another important design parameter expressed by the ratio of the transconductance to the drain conductance. The A vo of DL-DGFET outperforms counterpart JL-DGFET device for entire V OD range, as shown in Fig. 6(a) . The (A vo ) for DL-DGFET is 3.6 times (or 44.84) higher than the JL-DGFET (i.e. 12.49) at V OD = 0.1 V. The higher (A vo ) in DL-DGFET is due to improvement in g m . The calculated g ds as shown in Fig. 6(b) of DL-DGFET and JL-DGFET at V OD = 0.1 V are 13.69 µS and 9.35 µS, respectively. Similarly, for V OD = 0.0 V (see inset of Fig. 6(b) ) the g ds of DL-DGFET and JL-DGFET are 17.69 µS and 15.64 µS, respectively, the higher g ds of DL-DGFET is the outcome of higher drive current which we have observed previously (in Fig 2) . Further, early voltage (V EA ) is another important analog parameter and it was extracted by calculating the ratio of the drain current (I ds ) and the drain output conductance g ds when all the devices are biased at a constant V OD . One can see that IM-and DL-DGFETs have higher V EA over JL-DGFET, as shown in Fig. 7 . For V OD = 0.1 V the value for V EA is 3.15 and 1.85 V, and for V OD = 0.0 V (see inset of Fig. 7) it's value is 1.93 and 0.8 V at V DS = 0.5 V for DL-DGFET and JL-DGFET respectively. This improvement in V EA is due to reduced electric field peak near drain end by 34.06%, can be seen in Fig. 8 . These parameters are also summarized in Table 2 .
Noise in analog circuits puts a lower limit in the detection of small signals as well as it limits the accuracy. We calculated the current spectral density of flicker noise (S I ds,1/f ) which is important for analog applications. The flicker noise spectral density is given by:
where, f is the frequency, α H the Hooge parameter, W and L is width and length of the channel and Q i is the inversion charge [34] , [35] . The quality of crystal and scattering mechanisms in semiconductor determines α H that is responsible for mobility, in our case we have taken α H = 1.8 × 10 −4 for desired fitting parameter which is close to the predicted ITRS road map for 45 nm technology node [36] . Fig. 9 shows the variation of flicker noise current spectral density with frequency for all the three devices at V OD and V DS of 0.1 V and 0.5 V, respectively. It can be seen that the DL-DGFET when compared with other devices, shows higher low-frequency noise, the reason being higher g m . The current spectral density at 10 Hz for DL-DGFET and JL-DGFET is 252.42 × 10 −18 and 50.21 × 10 −18 , respectively. Table 2 summarizes the analog FoMs of IM-, JL-and VOLUME 7, 2019 
IV. FOMS FOR RF APPLICATIONS
To compare RF performance, cutoff frequency (f T ), maximum oscillation frequency (f MAX ) and minimum noise figure (NF min ) were evaluated for IM-, JL-and DL-DGFETs. The f T is an important FoM for high-speed digital applications, while f MAX corresponds to the transit frequency at which maximum power gain available, a realistic parameter for microwave amplifiers. The f T is a frequency when the current gain is unity, whereas the f MAX is a frequency when power gain is unity. The NF min is evaluated by dividing the signal-to-noise ratio at the input port to that of the output port and is a measure of high-frequency noise [33] , [37] - [39] .
The approximate values of these RF FoMs are given below [6] :
where, k 1 is a fitting parameter, C gs , C gd and C gg are the gateto-source, gate-to-drain and total gate capacitances, respectively. The g m and g ds are the transconductance and output conductance, R G , R s and R i are gate, source and channel resistances. Hence, f T and f MAX are largely depend upon the parasitic resistances and capacitances that are extracted from y-parameters computed using 2-D device simulator with small signal a.c. analysis and same is the case for NF min [40] , [41] . It is also matched numerically with equivalent non-quasi static (NQS) small signal model described in [42] . First, extrinsic parasitic components such as extrinsic gateto-drain capacitance (C gde ), extrinsic gate-to-source capacitance (C gse ), source (R s ), and drain (R d ) resistances were extracted using total y-parameters at zero gate bias [41] - [43] . Then above parameters are de-embedded to find internal y-parameters of channel (excluding series source/drain region), therefore, intrinsic gate to source/drain capacitances (C gs and C gd ) and internal channel resistances (R i ) are extracted at V OD = 0.1 V and V DS = 0.5 V. Total gate capacitance (C gg = C gs + C gd , where C gs the gate-to-source capacitance and C gd is the gate-to-drain capacitance) of the DL-, JL-and IM-DGFETs as a function of gate overdrive voltage is shown in Fig. 10(a) . The C gg comparison reveals that the JL-DGFET has lowest gate capacitance as compared to DL-and IM-DGFET. The C gg of JL-DGFET is reduced by 1.18 times compared to DL-DGFET refer Table 3 . The lowering of the gate capacitance is due to extension of depletion regions beyond the gate edges (underlap profile) along the channel direction that reduces internal fringing capacitance. Fig. 10(b) shows dependance of f T on V OD for DL-, JL-and IM-DGFETs. It is clear that the f T of DL-DGFET is higher than JL-DGFET. The reason for low f T in the JL-DGFET is the increase of channel resistance due to incomplete ionization which reduces g m this is not the case with DL-DGFET. As a result, DL-DGFET shows an increase in f T with increase in gate voltage as shown in Fig. 10(b) . Usually f T is taken as 5-10 times the transistors operating frequency. Therefore, DL-DGFET has the potential to design radio-frequency integrated circuits (RFICs) operating up to 50 GHz approximately.
The f MAX corresponding to unity power gain frequency which includes contribution from gate resistance can be seen in Fig. 11(a) with gate overdrive (V OD ) for DL-, JL-and IM-DGFETs. Normally f MAX varies with thickness of the gate electrode, hence, it needs to be added to the gate-engineered MOSFET simulation model to predict the device behavior at a high frequency. The gate resistance R G consists of two parts: (1) R g contributed by gate electrode from gate material (metal/polysilicon); (2) the channel resistance R i due to nonquasi-static (NQS) effect seen from the gate. In our simulation, molybdenum material of 20 nm length having R g equals to 86.7 .µm is considered [6] . The values of R S /R D and R i are obtained using y-parameter extraction [41] , [43] . The DL device shows a 5.86 times increase in f MAX than JL-DGFET. The DL-DGFET exhibits higher values of f T , thereby, it has superior gain-bandwidth product (GBP) considering DC gain of 10 compared to its counterpart devices can be observed in Fig. 11(b) . The DL-DGFET without any channel doping achieves nearly 5.13 times GBP as compared to JL-DGFETs. Hence, DL-DGFET can be a competitive contender for the mainstream MOSFET, and for ultra low power analog/RF applications.
Further, calculation of minimum noise figure NF min Fig. 12(a) shows that DL-DGFET has NF min 2.77 and 2.29 times less than JL-DGFET at 10 and 50 GHz frequency respectively. The reason is the higher g m of DL-DGFET as compared to JL-DGFET and the same is the case for IM-DGFET. Meanwhile, the noise conductance (g n ) being the sensibility measure of noise figure is lower for DL-DGFET than JL-DGFET by 3.17 times as shown in Fig. 12(b) . Table 3 shows the RF performance metrics of IM-(abrupt S/D), JL-and DL-DGFETs at V OD of 0.0 V and 0.1 V, for C gg , f T , f MAX and GBP, and 10 GHz and 50 GHz for NF min and noise conductance which shows DL-DGFET is superior for ultra low power applications in many aspects.
V. CONCLUSION
The potential of DL-DGFET for ultra-low power analog/ RF applications is investigated in depth while considering various FoMs. A fair performance comparison of the DL-DGFET with its counter part devices was performed under uniform gate over drive voltages. The DL-DGFET shows significant enhancement in g m , g m /I ds , A vo , f T and f MAX above gate overdrive voltage of 0.1 V. Improvement in these FoMs is attributed from higher carrier mobility and reduced peak electric field at the gate edge near the drain. The DL-DGFET shows higher low-frequency noise whereas significantly enhance high-frequency noise performance the reason being higher g m . Additionally, these improvements are observed without compromising the design simplicity (as in case of underlap devices) and performance metrics variability (as in case of JL devices). The results highlight new opportunities for realizing future ultra-low power analog/RF design with dopingless transistors.
